Total No. o	fpri	nted pages = 3					
EC 1317	02	NR					
Roll No. of	cand	lidate					
			141		B	RINA CHOWDHURY CENTRAL LIBRARY	
		2	312 /	2021		CalMi & Albe)	
		B.Tech. 7th	Semest	ter End-	Ter	rm Examination	
				ECE			
		VHDL A	ND DIO	GITAL S	YST	TEM DESIGN	
			(Nev	w Regula	atio	on)	
Full Mark	s-7	0				Time - Three hours	
		Answer que		the ques		four from the rest.	
		Answer que	stion No	o. 1 and a	iny /	four from the rest.	
1. Choo	se th	ie correct answe	er:			$(10 \times 1 = 10)$	
(i)	Wha	it is the full terr	n of VH	DL?			
	(a)	Very High Def	inition I	Language	9		
	(b)	Very High Spe	ed Integ	grated cir	cuit	t Hardware Description Language	
	(c)	Very High Des	scription	Langua	ge		
	(d)	Very High Spe	ed Scali	ng Hard	ware	re Describing Language	
(ii)	Whi	ch of the follow	ing is th	e basic b	uild	ding block of a design?	
	(a)	Architecture			(b)	Entity	
	(c)	Process			(d)	Package .	
(iii)	In c	omposite data t	type of V	VHDL, tl	ne re	record type comprises the elements of	
	(a)	Same			(b)	Different	

[Turn over

None of the above

(d)

Both (a) and (b)

(c)

(iv)	Which of the following circuit can't be described without using a process statement?							
	(a)	Multiplexer	(b)	D flip-flop				
	(c)	Decoder	(d)	Comparator				
(v)	A pi	rocess must have all the	si	gnals in its sensitivity list.				
	(a)	Used	(b)	Input				
	(c)	Output	(d)	Declared				
(vi)	Whi	ich wait statement does follow	a cond	lition?				
	(a)	wait for	(b)	wait				
	(c)	wait until	(d)	wait on				
(vii)	Whi	ich is the default delay in VHD	L?					
	(a)	Transport delay	(b)	Delta delay				
	(c)	Inertial delay	(d)	Wait statements				
(viii)	ii) How to declare a constant in VHDL?							
	(a)	CONSTANT name : type := v	alue;					
	-(b)	CONSTANT name := value;		BINA CHOWDHURY CENTRAL LIBRARY				
	(c)	CONSTANT name := type :=	value;					
	(d)	CONSTANT name := type : v	alue;					
(ix)	Wh	ich of the following is true abou	ıt pacl	xages?				
	(a)	Package is collection of librar	ies					
	(b)	Library is collection of packag	ges					
	(c)	Package is collection of entitie	es					
	(d)	Entity is collection of package	es					
(x)	In V	/HDL, LOOP is a stat	emen	t.				
	(a)	Concurrent	(b)	Sequential				
	(c)	Procedural	(d)	Functional				
		The state of the s						

2.	(a)	What are the different modes associated with a ports.
	(b)	Define sensitivity list? Explain its significance in a process (3
	(c)	What is the need of configuration in VHDL? Explain in details (3
	(d)	Write the VHDL code for BCD to 7 segments using CASE statement. (5
3.	(a)	List different data objects used in VHDL with examples showing how thos are declared in VHDL program.
	(b)	Write the VHDL code for a T flip flop having asynchronous reset and cleasignal.
		Using the above T flip-flop as component, design a 4 bit up counter. Us GENERATE statement to write the VHDL code. (10
4.	(a)	Write the VHDL code to design an ALU that can perform all arithmetic an logical operations
	(b)	What are the advantages of subprogram? Write the differences betwee PROCEDURE and FUNCTION with examples.
	(c)	Compare transport delay and inertial delay with example. (5
5.	(a)	Write the structural description to realize the Boolean expression give below $Y = \overline{(A+B)\cdot(C+D)}$.
	(b)	Define and explain component declaration and component instantiatio with example.
	(c)	What are the shift operators available in VHDL? Give examples of eactype.
6.	(a)	What is resolution function? What is the need of resolution function? (5
	(b)	Write the VHDL code for sequence detector to detect the sequence " 101".
7.	Wri	ite short notes on any three: $(3 \times 5 = 15)$
	(a)	FPGA BINA CHOWDHURY CENTRAL LIBRAY
	(b)	Package and Library
	(c)	Mealy and Moore state machine
	(d)	Test bench
	(e)	Design methodology