

ECE 181702

Roll No. of candidate

--	--	--	--	--	--	--	--	--	--

19/12/2021

BINA CHOWDHURY CENTRAL LIBRARY
(GIMT & GIPS)
Azara, Hatkhowapara,
Guwahati - 781017B.Tech. 7th Semester End-Term Examination

ECE + ETE

VLSI SYSTEM DESIGN

(New Regulation w.e.f 2017-18 &
New Syllabus w.e.f. 2018-19)

Full Marks - 70

Time - Three hours

The figures in the margin indicate full marks
for the questions.

Answer question No. 1 and any six from the rest.

1.

(10 × 1 = 10)

- (i) MOSFET can be used as a
- Current controlled capacitor
 - Voltage controlled capacitor
 - Current controlled inductor
 - Voltage controlled inductors
- (ii) Thermal runaway is not possible in FET because as the temperature of FET increases
- The mobility decreases
 - The transconductance increases
 - The drain current increases
 - None of the above
- (iii) The drain current of a MOSFET in saturation is given by $I_{ds} = K(V_{gs} - V_{th})(V_{gs} - V_{th})$ where K is a constant. The magnitude of the transconductance g_m is
- $K(V_{gs} - V_{th})(V_{gs} - V_{th})/V_{ds}$
 - $2K(V_{gs} - V_{th})$
 - $I_{ds}/(V_{gs} - V_{th})$
 - $K(V_{gs} - V_{th})(V_{gs} - V_{th})/V_{gs}$

[Turn over

- (iv) A silicon wafer has 100nm of oxide on it and is inserted in a furnace at a temperature above 1000 degree c for further oxidation in dry oxygen. The oxidation rate
- Is independent of current oxide thickness and temperature?
 - Is independent of current oxide thickness but depends on temperature
 - Slow down as the oxide grows
 - Is zero as the existing oxide prevents further oxidation
- (v) A gate to drain-connected enhancement mode MOSFET is an example of
- An active load
 - A switching device
 - A four-terminal device
 - A three-terminal device
- (vi) The effective channel length of a MOSFET in a saturation decreases with increase in
- Gate voltage
 - Drain voltage
 - Source voltage
 - Body voltage
- (vii) The MOSFET switch in its on-state may be considered equivalent to
- Resistor
 - Inductor
 - Capacitor
 - Battery
- (viii) In a transconductance, the device output
- Voltage depends upon the input voltage
 - Voltage depends upon the input current
 - Current depends upon the input voltage
 - Current depends upon the input current
- (ix) In a MOSFET operating in the saturation region, the channel length modulation effect causes
- An increase in the gate-source capacitance
 - A decrease in the Transconductance
 - A decrease in the unity-gain cut-off frequency
 - A decrease in the output resistance
- (x) An n-type silicon bar 0.1 cm long and $100 \pi \text{ m}^2$ in cross-sectional area has a majority carrier concentration of $5 \times 10^{20}/\text{m}^3$ and carrier mobility is $0.13 \text{ m}^2/\text{V}\cdot\text{s}$ at 300k. if the charge of an electron is 1.6×10^{-19} Coulomb, then the resistance of the bar is
- 10^6 ohm
 - 10^{-1} ohm
 - 10^{-4} ohm
 - 10^4 ohm

2. Using appropriate sketches show how a wet-etching photolithography process works using:

- (a) Positive resists.
- (b) Negative resist.
- (c) Remove silicon dioxide insulator.
- (d) Remove aluminium metallization.

BINA CHOWDHURY CENTRAL LIBRARY
B.ILT & IIP3
32/1/1 Hatki, Raipura,
Wahga, 731 017

(4 × 2.5 = 10)

3. (a) What is epitaxial? Why it is necessary in IC fabrication?

(b) Explain the deal grove method.

(5+5=10)

4. Describe the fabrication process of a capacitor with neat diagrams and steps. (10)

5. What do you mean by transconductance in a MOS device? Derive the question of MOS transconductance. Draw the flowing

(a) curve of g_m vs $V_{gs} - V_{th}$ when W/L constant.

(b) curve of g_m vs I_{DS} when W/L constant.

(c) curve of g_m vs $V_{gs} - V_{th}$ when I_{DS} constant.

(2+5+3=10)

6. Describe the various ways how MOS based inverter can be built. (4 × 2.5 = 10)

7. Explain CMOS inverter transfer characteristics with a neat diagram. What is noise margin of an inverter? Derive with neat diagram and equations? (6+4=10)

8. Draw the stick diagram for the given logic

$$X = \overline{AB + C} \quad (10)$$

9. Draw the layout diagram for the given logic $X = \overline{A + B}$. (10)

10. Prove the scaling factors for the following: (4 × 2.5 = 10)

- (a) Gate capacitance
- (b) Channel resistance.
- (c) Maximum operating frequency.
- (d) Switching energy per gate.

11. Write short notes: (any two)

(2×5=10)

- (a) Bi-CMOS logic.
- (b) LOCOS
- (c) Second order effect of MOSFETs.
- (d) Enhancement mode and depletion mode N-MOS.
- (e) Czochralski process.

BINA CHOWDHURY CENTRAL LIBRARY
(M.T. & M.P.S.)
A/2, Halki Wapara,
Kolkata - 700 017