Total No. of printed pages = 3 ECE 1818 PE 31 23/6/22 Roll No. of candidate BINA CHOWDHURY CENTRAL LIBRARY (GIMT & GIPS) Azara, Hatkhowapara, 2022 Guwahati -781017 B.Tech. 8th Semester End-Term Examination MIXED SIGNAL DESIGN (ECE + ETE)(New Regulation 2017-18) & (New Syllabus 2018-19) Full Marks - 70 Time - Three hours The figures in the margin indicate full marks for the questions. Answer question No. 1 and any four from the rest. Answer the following (MCQ/ Fill in the blanks): $(10 \times 1 = 10)$ 1. (i) According to the principle of current mirror if gate-source potentials of two identical MOS transistors are equal, then the channel currents should be Equal (a) Different (b) Both (a) and (b) (c) (d) None of the above (ii) In two-stage op-amp, what is the purpose of compensation circuitry? To provide high gain (a) To lower output resistance and maintain large signal swing To establish proper operating point for each transistor in its quiescent (c) state (d) To achieve stable dosed-loop performance (iii) An ideal op-amp has Infinite input resistance (a) Infinite differential voltage gain (b) Zero output resistance (c) All of the above (d)

[Turn over

(iv)	The cascade amplifier is a mul	tistage c	onfiguration of		
	(a) CC-CB	(b)	CE-CB		
	(c) CB-CC	(d)	CE-CC		
(v)	A differential amplifier is invariably used in the i/p stage of all OP-Amps. This is done basically to provide the OP-Amps with a very high				
	(a) CMRR	(b)	Bandwidth		
	(c) Slew rate	(d)	Open-loop gain	* 114	
(vi)	The effective channel length of a MOSFET in saturation, decreases with increase				
	(a) Gate voltage	(b)	Drain voltage		
	(c) Source voltage	(d)	Body voltage		
(vii)	Which of the following is not an advantage of under sampling?				
	(a) slower ADC	(b)	less power		
	(c) fast microprocessors	(d)	less memory capacity		
(viii) Which of the following is the fa	stest AD	C		
	(a) Successive approximation				
	(b) Delta encoded conversion				
	(c) Flash conversion		And the state of the		
-	(d) Pipelined conversion				
(ix)	At which state the phase-locked loop tracks any change in input frequency?				
	(a) Free running state				
	(b) Capture State	INA CHOW	DHURY CENTRAL LIBRARY		
	(c) Phase locked state	Az	(GMMT & BIPS) ara, Hatkish apara.		
	(d) All of the mentioned		Suwahati -761017		
(x)	What is the function of low pass	s filter in	phase-locked loop?		
	(a) Improves low frequency noise				
	(b) Removes high frequency n	oise			
	(c) Tracks the voltage change	s			
	(d) Changes the input frequen	су		*-	
(a)	What is switched capacitor? technology?	What		the CMOS $(2+3=5)$	
(b)	If $C1 = C2 = C$, find the value of C that will emulate a 1 m Ω resistor if the clock Frequency is 200 KHz. (5)				
(c)	Draw and describe the switched	capacito	or filter circuit.	(5)	

2.

3.	(a)	Derive the voltage gain and output impedance of source follower. (8
	(b)	Draw and explain folded cascode configuration and list out its advantages.
4.	(a)	Explain the working and derive the output impedance of a simple MOS current mirror.
	(b)	Derive the output impedance of differential amplifier with MOS curren source Load. (7
5.	(a)	What is a flash converter? Explain the function of a 3 bit flash ADC. (7
	(b)	What is time interleaving? Explain the operation of a time interleaved ADC
		(8
6.	(a)	Explain about the basic charge pump PLL with a neat figure. (7
	(b)	With the help of necessary waveforms, explain about the non-ideal effects in PLLs.
7.	(a)	With neat circuit diagram, explain two stage open loop comparator circuit.
	(b)	Write short notes on (i) Pipeline ADCs (ii) High speed comparator. (4+4=8
		BINA CHOWDHURY CENTRAL LIBRARY (GIMT & GIPS) Azara, Hatkhowapara,