Total No. of printed pages = 3 ECE 1816 PE 11 19/6/13 Roll No. of candidate BINA CHOWDHURY CENTRAL LIBRARY 2023 Azara, Hatkhowapara Guwahati - 781017 B.Tech. 6th Semester End-Term Examination DIGITAL SYSTEM DESIGN USING VERILOG (New Regulation (w.e.f 2017 - 18) & New Syllabus (w.e.f. 2018 - 19)) Time - Three hours Full Marks - 70 The figure in the margin indicate full marks for the questions. GROUP - A Answer all the questions: 1. (i) The digital logic family which has minimum power dissipation is RTL TTL (b) (a) DTL (d) **CMOS** (c) - but not VHDL Verilog supports -Dataflow level (a) Behavioral level (b) (c) Gate level (d) Switch level (iii) The wait statement in Verilog is (a) Level sensitive Edge sensitive (b) None (c) Both (d) (iv) A 6 states FSM requires minimum 3 - bit states (a) 2 - bit states (b) None of the above (c) 4 - bit states (d) (v) Compared to the carry-look ahead adder, the ripple-carry adder is: Slower and Smaller (b) Slower and Bigger (a) Smaller and Faster (d) Bigger and Faster (vi) Case statements produces

(a) Serial logic

Priority encoded logic

Parallel logic

Priority decoded logic

(b)

(d)

	(vii)	Iner	tial delay is defined as	
		(a)	The time that it takes for a gate to change its output	*
		(b)	Delay caused by the wires resistance	
		(c)	Propagation delay	
		(d)	Delay caused by the wire capacitance	
	(viii)	The	sensitivity list indicates	
		(a)	When a change occurs to any one of elements in the list, the block statements inside beginend will get executed.	of
		(b)	When a change occurs to any one of elements in the list, the block statements inside begin, end will get executed only when all the elements in the list changes	of ne
		(c)	The statements associated with the elements of the list gets executed	
		(d)	When any change occurs to any statement before begin, the inside statements of beginend will get executed.	de
	(ix)	Hov	w many data select lines are required for selecting eight inputs in a mus	x?
		(a)	1 (b) 2 (d) 0 BINA CHOWDHURY CENTRAL LIBRARY (GIMT & GIPS) (GIMT & GIPS)	
		(c)		
	(x)	Inst	tance created when Azara, Flatting 781017 Guwahati – 781017	
		(a)	A Module is written using Verilog HDL	
		(b)	When stimulus block is written using Verilog HDL	
		(c)	When a module is invoked in another module using an instance id	
		(d)	None of the above	
			GROUP – B	
			Answer any four questions	
2.	(a)	Lis	t the importance of HDL.	(3)
	(b)			(6)
	(c)			(6)
		(i)	Nets	
		(ii)	Register	
		(iii) Vectors	
3.	(a)	Wr	rite Verilog HDL module of SR latch	(5)
	(b)	Dif	fferentiate between task and functions.	(4)
	(c)		nat are the basic components of module? Explain them with reference	(6)
FC	10 10	16 P	E 11	

4.	(a)	Explain Carry Look Ahead adder. Write a Verilog code with data flow st program for carry look ahead adder.	yle (6)
	(b)	Explain with an example how 'while' construct is used.	(4)
	(c)	How delays are introduced in verilog programming? Why these are needed	d? (5)
5.	(a)	Design a 3 to 8 bit decoder	(5)
	(b)	Willo down one veries come and	the (6)
		$F(a,b,c) = \Sigma(0,2,4,6,7)$	
	(c)	Compare blocking and non-blocking assignments.	(4)
6.	(a)	Write short notes on (i) Logical Operators (ii) Conditional Operators (iii) Arithmatic Operators	(6)
	(b)	Write in detail about assertion verification and also give its benefits.	(6)
	(c)	Define synthesis and simulation.	(3)
7.	(a)	What is the distinction between a Moore and Mealy finite st machine?	tate (2)
	(b)	What is test bench? Implement NAND gate using MOS switches and test with suitable test-bench.	st it (7)
	(c)	Explain capacitive model of a sequential circuit and compare it we other models.	vith (6)