Emonient (vanior)	Enrolment	Number										
-------------------	-----------	--------	--	--	--	--	--	--	--	--	--	--

Total No. of printed pages = 03

## Monsoon, 2023

## **MCA Semester Examinations**

#### COMPUTER ORGANIZATION AND ARCHITECTURE

Course Code: MCA23502T

Full Marks -60 Time  $-2^{1/2}$  hours

The figure in the margin indicates full marks for the questions.

# Part A Answer ALL questions Multiple Choice ( $10 \times 1 \text{mark} = 10 \text{marks}$ ) 1. a) The 8-bit 2's complement form of the number -14 is (i) 00001110 (ii) 11110010 (iii) 10001110 (iv) 01110001 b) Which of the following memory of the computer is used to speed up the computer processing? (ii) ROM (iii) Hard disks (i) RAM (iv) Cache memory c) CISC stands for -(i) Complex Instruction Set Computer (ii) Complete Instruction Sequential Compilation (iii) Complex Instruction Sequential Compiler (iv) None of the above d) On adding the 1's complemented numbers 0011 and -1101, the result is (i) -1010 (ii) 1011 (iii) -1000 (iv) 1100 e) JP instruction in 8085 architecture is set to 1 if the parity flag gives even parity. (i) True (ii) False f) On receiving an interrupt from an I/O, CPU (i) halts for predetermined time (ii) branches to interrupt service routine after completing current instruction (iii) branches to interrupt service routine immediately (iv) hands over the control of address bus and data bus to I/O g) Multiprocessor refers to the existence of two or more programs indifferent parts of the memory at same time. (i) True (ii) False

2.

3. 4.

5.

6.

7.

8.

9.

architecture.

	h) In Boolean algebra			a			
	(i) 0	(ii) 1	(iii) A	(iv) A'			
	i) Ina 16 x 1 multiple	xer, there are 16 i	input lines, 5 select line	es and 1 output line.			
	(i) True	(ii) Fal	=	1			
	j) In bus system, add						
	<ul><li>(i) unidirectional and</li><li>(ii) bidirectional and</li></ul>	unidirectional re-	spectively				
	(iii) unidirectional are (iv) bidirectional and						
			1 3				
			D 4 D				
	Answe	er ANV FOUR a	<b>Part B</b> uestions ( <i>Word limit fo</i>	r each answer is 50)			
	7 IIIo W	-	x 5 mark = 20 marks				
2.	Given a hinary string	110010100011 1	0110. Find the octal at	nd hexadecimal equivalent of the	given hinary		
	string.	110010100011.1	orro. Tind the octar ar	ia nexaccentar equivalent of the	given omary		
	Distinguish between isolated I/O and memory-mapped I/O.						
4.	Find the minimal SOP expression for the following Boolean function.						
$F(A, B, C, D) = \sum (0, 5, 6, 7, 8, 10, 11, 13, 14, 15)$ Also, find the complement form of the minimal SOP.							
_				gian hit 6 avnoyant hits and 10 n	nantissa hits		
	<ul> <li>Show the floating-point representation of (-55.625)<sub>10</sub> using 1 sign bit,6 exponent bits and 10 mantissa bits.</li> <li>Discuss the basic operation of cache memory. Consider the number of cache hits to be 42 and the number</li> </ul>						
٠.	cache misses to be 5. Then, what is the hit ratio?						
7.							
	representation is 1110	00101.					
			Davit C				
	Answ	er ANV TWO au	<b>Part C</b> uestions (Word limit for	r each answer is 50)			
	7 1115 W		x 10 mark = 20 marks				
8.	a) Apply Booth's me	thod to find the b	inary multiplication of	two binary numbers where the m	ultiplicand is		
	0000 and the mult	iplier is 0110 in 2	2'scomplement represen	ntation.	5		
	<b>b)</b> Explain about SR	flip flop with its o	circuit diagram and cha	racteristic table and equation.	5		
9.	a) Illustrate about the	different types o	of Flag registers used in	8085architecture.	4		
	· ·	_		direct mapped cache of size 64 K	B when the		
	main memory size	is 1024 KB with	n block size of 256 byte	S.	6		
10.				nas over strobe control? Summari			
	source-initiated ha	_			2+3=5		
	<b>b)</b> Define data transfe	er instructions? D	iscuss different data tra	ansfer instructions with examples	from 8085		

2+3=5

# Part D Short Notes (2 x 5 mark = 10 marks)

- 11. Write ANY TWO: (Word limit for each answer is 70)
  - a) Direct memory access mode of transfer.
  - b) Indirect addressing mode with its advantage and example.
  - c) Hardwired and Micro programmed control unit
  - d) Virtual memory address mapping using pages

X	